PoC.mem.ocram.esdp

Inferring / instantiating enhanced simple dual-port memory, with:

  • dual clock, clock enable,

  • 1 read/write port (1st port) plus 1 read port (2nd port).

Deprecated since version 1.1: Please use PoC.mem.ocram.tdp for new designs. This component has been provided because older FPGA compilers where not able to infer true dual-port memory from an RTL description.

Command truth table for port 1:

ce1

we1

Command

0

X

No operation

1

0

Read from memory

1

1

Write to memory

Command truth table for port 2:

ce2

Command

0

No operation

1

Read from memory

Both reading and writing are synchronous to the rising-edge of the clock. Thus, when reading, the memory data will be outputted after the clock edge, i.e, in the following clock cycle.

The generalized behavior across Altera and Xilinx FPGAs since Stratix/Cyclone and Spartan-3/Virtex-5, respectively, is as follows:

Same-Port Read-During-Write

When writing data through port 1, the read output of the same port (q1) will output the new data (d1, in the following clock cycle) which is aka. “write-first behavior”.

Mixed-Port Read-During-Write

When reading at the write address, the read value will be unknown which is aka. “don’t care behavior”. This applies to all reads (at the same address) which are issued during the write-cycle time, which starts at the rising-edge of the write clock (clk1) and (in the worst case) extends until the next rising-edge of the write clock.

For simulation, always our dedicated simulation model PoC.mem.ocram.tdp_sim is used.

Entity Declaration:

 1    A_BITS    : positive;                             -- number of address bits
 2    D_BITS    : positive;                             -- number of data bits
 3    FILENAME  : string    := ""                       -- file-name for RAM initialization
 4  );
 5  port (
 6    clk1 : in std_logic;                              -- clock for 1st port
 7    clk2 : in std_logic;                              -- clock for 2nd port
 8    ce1 : in  std_logic;                              -- clock-enable for 1st port
 9    ce2 : in  std_logic;                              -- clock-enable for 2nd port
10    we1 : in  std_logic;                              -- write-enable for 1st port
11    a1   : in unsigned(A_BITS-1 downto 0);            -- address for 1st port
12    a2   : in unsigned(A_BITS-1 downto 0);            -- address for 2nd port
13    d1   : in std_logic_vector(D_BITS-1 downto 0);    -- write-data for 1st port
14    q1   : out std_logic_vector(D_BITS-1 downto 0);   -- read-data from 1st port
15    q2   : out std_logic_vector(D_BITS-1 downto 0)    -- read-data from 2nd port
16  );
17end entity;